otsdaq_prepmodernization  v2_04_02
vcs_session.tcl
1 
2 
3 
4 
5 
6 
7 
8 
9 #--------------------------------------------------------------------------------
10 #--
11 #-- BMG core Demo Testbench
12 #--
13 #--------------------------------------------------------------------------------
14 # (c) Copyright 2009 - 2010 Xilinx, Inc. All rights reserved.
15 #
16 # This file contains confidential and proprietary information
17 # of Xilinx, Inc. and is protected under U.S. and
18 # international copyright and other intellectual property
19 # laws.
20 #
21 # DISCLAIMER
22 # This disclaimer is not a license and does not grant any
23 # rights to the materials distributed herewith. Except as
24 # otherwise provided in a valid license issued to you by
25 # Xilinx, and to the maximum extent permitted by applicable
26 # law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
27 # WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
28 # AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
29 # BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
30 # INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
31 # (2) Xilinx shall not be liable (whether in contract or tort,
32 # including negligence, or under any other theory of
33 # liability) for any loss or damage of any kind or nature
34 # related to, arising under or in connection with these
35 # materials, including for any direct, or any indirect,
36 # special, incidental, or consequential loss or damage
37 # (including loss of data, profits, goodwill, or any type of
38 # loss or damage suffered as a result of any action brought
39 # by a third party) even if such damage or loss was
40 # reasonably foreseeable or Xilinx had been advised of the
41 # possibility of the same.
42 #
43 # CRITICAL APPLICATIONS
44 # Xilinx products are not designed or intended to be fail-
45 # safe, or for use in any application requiring fail-safe
46 # performance, such as life-support or safety devices or
47 # systems, Class III medical devices, nuclear facilities,
48 # applications related to the deployment of airbags, or any
49 # other applications that could lead to death, personal
50 # injury, or severe property or environmental damage
51 # (individually and collectively, "Critical
52 # Applications"). Customer assumes the sole risk and
53 # liability of any use of Xilinx products in Critical
54 # Applications, subject only to applicable laws and
55 # regulations governing limitations on product liability.
56 #
57 # THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
58 # PART OF THIS FILE AT ALL TIMES.
59 # Filename: vcs_session.tcl
60 #
61 # Description:
62 # This is the VCS wave form file.
63 #
64 #--------------------------------------------------------------------------------
65 if { ![gui_is_db_opened -db {bmg_vcs.vpd}]} {
66  gui_open_db -design V1 -file bmg_vcs.vpd -nosource
67 }
68 gui_set_precision 1ps
69 gui_set_time_units 1ps
70 
71 gui_open_window Wave
72 gui_sg_create EthernetRAM_Group
73 gui_list_add_group -id Wave.1 {EthernetRAM_Group}
74 
75  gui_sg_addsignal -group EthernetRAM_Group /EthernetRAM_tb/status
76  gui_sg_addsignal -group EthernetRAM_Group /EthernetRAM_tb/EthernetRAM_synth_inst/bmg_port/CLKA
77  gui_sg_addsignal -group EthernetRAM_Group /EthernetRAM_tb/EthernetRAM_synth_inst/bmg_port/ADDRA
78  gui_sg_addsignal -group EthernetRAM_Group /EthernetRAM_tb/EthernetRAM_synth_inst/bmg_port/DINA
79  gui_sg_addsignal -group EthernetRAM_Group /EthernetRAM_tb/EthernetRAM_synth_inst/bmg_port/WEA
80  gui_sg_addsignal -group EthernetRAM_Group /EthernetRAM_tb/EthernetRAM_synth_inst/bmg_port/DOUTA
81 
82 gui_zoom -window Wave.1 -full