1 --------------------------------------------------------------------------------
2 -- This file is owned and controlled by Xilinx and must be used --
3 -- solely for design, simulation, implementation and creation of --
4 -- design files limited to Xilinx devices or technologies. Use --
5 -- with non-Xilinx devices or technologies is expressly prohibited --
6 -- and immediately terminates your license. --
8 -- XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" --
9 -- SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR --
10 -- XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION --
11 -- AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION --
12 -- OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS --
13 -- IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, --
14 -- AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE --
15 -- FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY --
16 -- WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE --
17 -- IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR --
18 -- REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF --
19 -- INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS --
20 -- FOR A PARTICULAR PURPOSE. --
22 -- Xilinx products are not intended for use in life support --
23 -- appliances, devices, or systems. Use in such applications are --
24 -- expressly prohibited. --
26 -- (c) Copyright 1995-2007 Xilinx, Inc. --
27 -- All rights reserved. --
28 --------------------------------------------------------------------------------
29 -- You must compile the wrapper file INFO_FIFO_0.vhd when simulating
30 -- the core, INFO_FIFO_0. When compiling the wrapper file, be sure to
31 -- reference the XilinxCoreLib VHDL simulation library. For detailed
32 -- instructions, please refer to the "CORE Generator Help".
34 -- The synthesis directives "translate_off/translate_on" specified
35 -- below are supported by Xilinx, Mentor Graphics and Synplicity
36 -- synthesis tools. Ensure they are correct for your synthesis tool(s).
39 USE ieee.std_logic_1164.
ALL;
40 -- synthesis translate_off
41 Library XilinxCoreLib;
42 -- synthesis translate_on
46 din: IN (15 downto 0);
50 dout: OUT (15 downto 0);
56 -- synthesis translate_off
57 component wrapped_INFO_FIFO_0
60 din:
IN (
15 downto 0);
64 dout:
OUT (
15 downto 0);
69 -- Configuration specification
70 for all : wrapped_INFO_FIFO_0
use entity XilinxCoreLib.fifo_generator_v4_2(behavioral)
74 c_wr_response_latency =>
1,
76 c_has_rd_data_count =>
0,
78 c_has_wr_data_count =>
0,
79 c_full_flags_rst_val =>
0,
80 c_implementation_type =>
0,
81 c_family =>
"virtex4",
82 c_use_embedded_reg =>
0,
87 c_has_meminit_file =>
0,
89 c_preload_latency =>
1,
92 c_default_value =>
"BlankString",
93 c_mif_file_name =>
"BlankString",
96 c_has_almost_full =>
0,
98 c_data_count_width =>
4,
103 c_rd_pntr_width =>
4,
104 c_use_fwft_data_count =>
0,
105 c_has_almost_empty =>
0,
106 c_rd_data_count_width =>
4,
108 c_wr_pntr_width =>
4,
110 c_prog_empty_type =>
0,
111 c_optimization_mode =>
0,
112 c_wr_data_count_width =>
4,
114 c_dout_rst_val => "
0",
115 c_has_data_count =>
0,
116 c_prog_full_thresh_negate_val =>
13,
118 c_prog_empty_thresh_negate_val =>
3,
119 c_prog_empty_thresh_assert_val =>
2,
121 c_init_wr_pntr_val =>
0,
122 c_prog_full_thresh_assert_val =>
14,
123 c_use_fifo16_flags =>
0,
126 c_prim_fifo_type => "
512x36",
128 c_prog_full_type =>
0,
130 -- synthesis translate_on
132 -- synthesis translate_off
133 U0 : wrapped_INFO_FIFO_0
143 -- synthesis translate_on